收稿日期: 2009-11-10
修回日期: 2009-12-07
网络出版日期: 2010-03-15
Design and implementation of FPGA UART
Received date: 2009-11-10
Revised date: 2009-12-07
Online published: 2010-03-15
李海平 , 孔祥成 . FPGA的UART设计和实现[J]. 中国科学院大学学报, 2010 , 27(2) : 199 -203 . DOI: 10.7523/j.issn.2095-6134.2010.2.008
In the project, the FPGA is required to communicate with the host computer. According to the conditions of the project, RS232C is chosen as a standard bus protocol and interface specification to design the UART driver. The goal of the design is to fulfill the communication in a short range. The design uses asynchronous communication and the FCS to keep the signal integrity and the veracity of the communication data. The software is programmed in VHDL language. Through long time testing, the driver is stable in working in the whole system and owns the capability to correct some errors in the data. The design of the driver provides a reliable means for the communication between the host computer and the FPGA and it is of deep significance.
Key words： FPGA; RS-232C driver; VHDL; FCS checkout
[1] 徐志军,徐光辉. CPLD/FPGA的开发与应用
[M]. 北京:电子工业出版社,2002.
[2] Zhang M F. Asynchronous serial interface skills of PIC MCU
[J]. Microcontrollers & Embedded Systems,2003(4):74-76 (in Chinese). 张明峰. PIC单片机软件异步串行口实现技巧
[J]. 单片机与嵌入式系统应用,2003(4):74-76.
[3] 邬宽明. 单片机外围器件实用手册数据传输接口器件分册
[M]. 北京:北京航空航天大学出版社,1998.
[4] Wu Y S. HDLC/SDLC serial communication protocols of the Frame Check Sequence(FCS)
[J]. Application of Electronic Technique, 1996 (1):35-37 (in Chinese). 武岳山. HDLC/SDLC串行通信规程的帧校验序列(FCS)
[J]. 电子技术应用,1996 (1):35-37.
[5] Yao Q D,Zhang C Y. Test of CRC and its realization
[J]. Modern Electronics Technique,2006 (13):67- 68,71(in Chinese). 姚七栋,张春玉. CRC校验及其软件实现
[J]. 现代电子技术,2006(13):67-68,71.
[6] 《C200HX/HG/HE可编程控制器件编程手册》(1997).OMRON OMP-ZCP97201A.
[7] xilinx官方网站. Spartan-3 FPGA 系列数据手册 . 2007-11-30 . http://china.xilinx.com/support/documentation/spartan-3_data_sheets.htm.
[8] TI官方网站. MAX3222 . 2004-03-18 . http://focus.ti.com.cn/cn/docs/prod/folders/print/max3222.html?DCMP=CN_HPA_BSE&HQS=Interf-488&247SEM.
[9] 田 耘,徐文波,胡 彬,等.Xilinx ISE Design Suite 10.x FPGA开发指南
[M].北京:人民邮电出版社,2008.
[10] 卢 毅,赖 杰. VHDL与数字电路设计
[M]. 北京:科学出版社,2001.
[11] 黄正槿,徐 坚. CPLD系统设计技术入门与应用
[M]. 北京:电子工业出版社,2002.
/
| 〈 |
|
〉 |
