收稿日期: 2008-12-30
修回日期: 2009-03-02
网络出版日期: 2009-07-15
基金资助
中国科学院百人计划项目资助
Realization of embedded programmable memorys word width configuration
Received date: 2008-12-30
Revised date: 2009-03-02
Online published: 2009-07-15
蔡刚 , 杨海钢 . 嵌入式可编程存储器中的字宽配置实现[J]. 中国科学院大学学报, 2009 , 26(4) : 563 -568 . DOI: 10.7523/j.issn.2095-6134.2009.4.019
A scheme for realization of word-width configuration in embedded programmable memories using synchronous dual-port memory IP and standard cell is proposed. The method reduces the implementing complexity and further improves the designs efficiency. The structure of embedded programmable memorys word width configuration is optimized by registering the output control signals to improve the readout datas stability. Experiment results show that the optimized structure has the advantage of implementing complex circuits with higher performance. The embedded programmable memory based on this optimized structure has been fabricated in SMIC 0.18μm 1P6M CMOS process. According to the measurement results, the fabricated embedded programmable memorys readout data has good stability and it has comparable performance in readout time with the reference to those full custom commercial embedded programmable memories based on the similar process and memory capacity.
[1] Lawal N, ONils M. Embedded FPGA memory requirements for real-time video processing applications //23rd NORCHIP Conference. 2005:206-209.
[2] Yu H, Jose S, CA(US). Dual port PLD embedded memory block to support read-before-write in one clock cycle, US 7,206,251 B1 . 2007-04-17 . http://patft.uspto.Gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&p=1&u=%2Fnetahtml%2FPTO%2Fsearch-bool.html&r=1&f=G&l=50&co1=AND&d=PTXT&s1=7206251.PN.&OS=PN/7206251&RS=PN/7206251
[3] Yu H, Jose S, CA(US), et al. Divisible true dual port memory system supporting simple dual port memory subsystems. US 7,269,089 B1 . 2007-09-11 . http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&p=1&u=%2Fnetahtml%2FPTO%2Fsearch-bool.html&r=1& f=G&l=50&co1=AND &d=PTXT&s1=7269089.PN.&OS=PN/7269089&RS=PN/7269089
[4] Lytle C S, View M, Faria D F, et al. Programmable logic array integrated circuit with general-purpose memory configurable as a random access or FIFO memory. US 6,340,897 B1 . 2002-01-22 . http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&p=1&u=%2Fnetahtml%2FPTO%2Fsearch-bool.html&r=1&f=G&l=50&co1=AND&d=PTXT&s1=6340897.PN.&OS=PN/6340897&RS=PN/6340897
[5] Leblance M A. Sunnyvale. memory implementations of shift registers. US 7,093,084 B1 . 2006-08-15 .http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&p=1&u=%2Fnetahtml%2FPTO%2Fsearch-bool.html&r=1&f=G&l=50&co1=AND&d=PTXT&s1=7093084.PN.&OS=PN/7093084&RS=PN/7093084
[6] Ratford V. Make your SOC design a winner: select the right memory IP //Proceedings of the 2002 Design, Automation and Test in Europe Conference and Exhibition.2002:15.
[7] Altera corporation. Cyclone Device Handbook , 2008, 1: 99-189 . http://www.altera. com. cn/literature/hb/cyc/cyc_c5v1.pdf
[8] Xilinx Corporation. Virtex-5 FPGA user guide . 2008 :111-170. http://www.xilinx.com /support/documentation /virtex-5.htm
[9] Ngai T, Rose J, Wilton S J E. An SRAM-programmable field-configurable memory //IEEE CustomIntegrated Circuits Conference. 1995:499-502.
/
| 〈 |
|
〉 |
