欢迎访问中国科学院大学学报,今天是
信息与电子科学

基于数字相关法的多通道DAC同步算法

  • 赵彬广 ,
  • 高文军 ,
  • 李坤龙 ,
  • 马小兵
展开
  • 1. 中国科学院电子学研究所, 北京 100190;
    2. 中国科学院研究生院, 北京 100049

收稿日期: 2011-02-28

  修回日期: 2011-03-21

  网络出版日期: 2012-03-15

基金资助

国家重点实验室基金(9140C1902020903)资助

Multi-channel DAC synchronizing algorithm based on digital correlation method

  • ZHAO Bin-Guang ,
  • GAO Wen-Jun ,
  • LI Kun-Long ,
  • MA Xiao-Bing
Expand
  • 1. Institute of Electronics, Chinese Academy of Sciences, Beijing 100190, China;
    2. Graduate University, Chinese Academy of Sciences, Beijing 100049, China

Received date: 2011-02-28

  Revised date: 2011-03-21

  Online published: 2012-03-15

摘要

针对多通道MUXDAC系统的同步问题,采用数字相关法进行反馈时钟鉴相,提出一种适于FPGA的低采样率反馈算法. 对算法原理、实现方法及影响算法精度的各参数进行了分析. 该算法在雷达双通道信号发生器系统中得以应用,证明了其正确性. 算法简单易行,提高了系统可靠性.

本文引用格式

赵彬广 , 高文军 , 李坤龙 , 马小兵 . 基于数字相关法的多通道DAC同步算法[J]. 中国科学院大学学报, 2012 , (2) : 234 -239 . DOI: 10.7523/j.issn.2095-6134.2012.2.013

Abstract

A feedback algorithm based on digital correlation method is investigated, and it works at relatively low sampling frequency to solve multi-channel MUXDAC synchronizing problem. The principle and implementation method of the algorithm are analyzed. The influences of the parameters on accuracy are also analyzed. The algorithm has been used in a multi-channel radar AWG system, and it has been vesified that the algorithm can be implemented easily and improves the reliability of the whole system.

参考文献

[1] 粟欣,许希斌. 软件无线电原理与技术[M]. 北京:人民邮电出版社, 2010: 14-15.
[2] Liu G M, Lou Y, Gao M G. Design and implementation of an untra high speed dual-channel DAC module based on CPCI //Radar Conference, 2009 IET International. 2009: 1-4.
[3] Liu G M, Lou Y, Gao M G, et al. A method of synchronization between high-speed DAC chips //1st International Conference on Information Science and Engineering. 2009: 451-453.
[4] Bhatti R, Denneau M, Draper J. Duty cycle measurement and correction using a random sampling technique //48th IEEE International Midwest Symposium on Circuits and Systems. 2005:1043-1046.
[5] Maggioni S, Veggetti A, Bogliolo A, et al. Random sampling for on-chip characterization of standard-cell propagation delay //4th IEEE International Symposium on Quality Electronic Design. 2003:362-365.
[6] Seizovic J N. Pipeline synchronization[J]. Proc IEEE ASYNC, 1994:87-96.
[7] Rabaey J M, Chandrakasan A, Nikolic B. Digital integrated circuits[M]. Englewood Cliffs, N J: Prentice-Hall,1996.
[8] EUVIS corp. MD652D data shee. http://www.euvis.com/products/ic/ds/MD652D.pdf.

文章导航

/