Journal of University of Chinese Academy of Sciences >
Implementation of radar monitoring and controlling system based on the SOPC of NiosII CPU
Received date: 2009-03-04
Revised date: 2009-05-18
Online published: 2010-01-15
This study presents a radar monitoring and controlling system which is mainly based on the NiosII CPU and introduces the hardware integration and software design flow of the system on programmable chip. The kernel of design is Cyclone II family FPGA which supports the 32 bits high performance NiosII CPU, and application software is developed in NiosII IDE environment tool. Compared with the traditional monitoring and controlling system, the present design has capabilities of fast data transmitting, low power consumming, and high integration.
XIE Dong-Hui , QI Wei-Min . Implementation of radar monitoring and controlling system based on the SOPC of NiosII CPU[J]. Journal of University of Chinese Academy of Sciences, 2010 , 27(1) : 63 -69 . DOI: 10.7523/j.issn.2095-6134.2010.1.009
[1] 潘 松,黄继业,曾 毓,等.SOPC技术实用教程
[M].北京:清华大学出版社, 2005.
[2] EDA先锋工作室.Altera FPGA/CPLD设计
[M].北京:人民邮电出版社,2005.
[3] Fang Z, Chen Z W, Peng C L.User-defined logic in SOPC design
[J]. Computer Engineering, 2004, 9: 42-44(in Chinese). 方 茁,陈泽文,彭澄廉. SOPC中的用户自定义逻辑
[J]. 计算机工程,2004, 9: 42-44.
[4] Cyclone II Device Handbook.Altera Corporation,2006.
[5] NiosII embedded processor 32 bit programmer's reference manual.Altera Corporation,2004.
/
| 〈 |
|
〉 |