欢迎访问中国科学院大学学报,今天是

中国科学院大学学报 ›› 2006, Vol. 23 ›› Issue (3): 407-411.DOI: 10.7523/j.issn.2095-6134.2006.3.020

• 简报 • 上一篇    下一篇

基于PowerPC处理器硬核的1553B总线远置终端的实现

叶咏辰; 赵光恒; 苏 建

  

  1. 1中国科学院空间科学与应用研究中心 北京 100080
    2中国科学院光电研究院 北京 100080
    3中国科学院研究生院 北京 100049
  • 收稿日期:1900-01-01 修回日期:1900-01-01 发布日期:2006-03-15

The Implementation of 1553B Bus’ Remote Terminal Based PowerPC Processor Hardcore

YE Yong-Chen, ZHAO Guang-Heng, SU Jian   

  1. 1 Center for Space Science and Applied Research, The Chinese Academy of Sciences, Beijing 100080
    2 Academy of Opto-electronics, The Chinese Academy of Sciences, Beijing 100080
    3 Graduate School , The Chinese Academy of Sciences, Beijing 100049
  • Received:1900-01-01 Revised:1900-01-01 Published:2006-03-15

摘要: MIL-STD-1553B总线是目前在航空、航天、军事等领域的电子联网系统中广泛应用的一种标准总线。本课题采用新型的嵌入PowerPC405处理器硬核的FPGA片上可编程系统(SOPC)和美国DDC公司1553B协议芯片65170构建1553B总线的远置终端(RT)系统。文中介绍了PowerPC405处理器硬核和Virtex-II Pro系列FPGA芯片的基本特点,系统的软硬件实现方法和设计验证结果。

关键词: 1553B总线, 远置终端(RT), 片上可编程系统, PowerPC, FPGA。

Abstract: MIL-STD-1553B Bus is a standard bus which has been adopted in electronic networks of aviation, spaceflight, military etc. Our research project adopts SOPC(System On a Programmable Chip) with PowerPC405 processor hardcore embedded in FPGA to construct the remote terminal (RT) of 1553B bus with DDC’s 65170 protocol chip. In this paper, the basic points of PowerPC405 processor hardcore and Virtex-II Pro FPGA, the method of implementing HW/SW , the result of validation have been introduced.

Key words: 1553B bus, Remote Terminal (RT), System On a Programmable Chip(SOPC); PowerPC, FPGA.