|
[1] Brown S D, Francis R, Rose J,et al.Field-programmable gate arrays
[M]. Kluwer Academic Publishers, 1992.
[2] Rose J,Brown S.Flexibility of interconnection structures for fieldprogrammable gate arrays
[J].IEEE Journal of Solid-State Circuits,1991,26(3):277-282.
[3] Betz V,Rose J. Automatic generation of FPGA routing architectures from high-level descriptions //8th ACM/SIGDA International Symposium on Field Programmable Gate Arrays.2000:175-184.
[4] Schmit H,Chandra V.FPGA switch block layout and evaluation //Int Symp on FPGAs(Monterey, CA).2002:11-18.
[5] Betz V, Rose J,Marquardt A. Architecture and CAD for deep-submicron FPGAs
[M]. Kluwer Academic Publishers, 1999.
[6] Wu Y L,Marek-Sadowska M.Orthogonal greedy coupling——a new optimization approach for 2-D field-programmable gate arrays //Proceedings: ACM/IEEE Design Automation Conference. 1995:568-573.
[7] Chang Y W, Wong D F,Wong C K.Universal switch-module design for symmetric-array-based FPGAs //Proceedings of the 1996 ACM Fourth International Symposium on Field-Programmable Gate Arrays.1996:80-86.
[8] Chang Y W, Wong D F,Wong C K.Universal switch modules for FPGA design
[J].ACM Transactions Design Automation Electronic Systems, 1996,1(1):80-101.
[9] Fan H,Liu J,Wu Y L,et al.On optimal hyperuniversal and rearrangeable switch box designs
[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2003,22(12):1637-1649.
[10] Wilton S.Architectures and algorithms for field-programmable gate arrays with embedded memories . University of Toronto, Department of Electrical and Computer Engineering, 1997.
[11] Masud M I. Wilton S.A new switch block for segmented FPGAs //Proceedings of the International Workshop on Field Programmable Logic and Applications.1999:274-281.
[12] Lemieux G,Lewis D.Analytical framework for switch block design //Proceedings of the International Symposium on Field Programmable Logic and Applications.2002:122-131.
[13] Lemieux G, Lewis D. Design of interconnection networks for programmable logic
[M]. Boston:Kluwer Academic Publishers, 2004:143-150.
[14] Young S P, Bauer T J,Chaudhary K,et al.FPGA repeatable interconnect structure with bidirectional and unidirectional interconnect lines //US Patent 5,942,913. 1999.
[15] Lemieux G,Lee E,Tom M,et al.Directional and single-driver wires in FPGA interconnect //Proceedings of the International Conference on Field-Programmable Technology.2004:41-48.
[16] Betz V, Rose J,Marquardt A.Architecture and CAD for deep-submicron FPGAs
[M]. Kluwer Academic Publishers, 1999.
[17] Betz V,Rose J.Circuit design, transistor sizing and wire layout of FPGA interconnect //Proceedings of the IEEE Custom Integrated Circuits Conference. 1999:171-174.
[18] Andrea Lodi, Luca Ciccarelli, Roberto Guerrieri.Low leakage techniques for FPGAs
[J]. IEEE Journal of Solid-State Circuits, 2006,41(7):1662-1672.
|
