[1] 粟欣,许希斌. 软件无线电原理与技术[M]. 北京:人民邮电出版社, 2010: 14-15.
[2] Liu G M, Lou Y, Gao M G. Design and implementation of an untra high speed dual-channel DAC module based on CPCI //Radar Conference, 2009 IET International. 2009: 1-4.
[3] Liu G M, Lou Y, Gao M G, et al. A method of synchronization between high-speed DAC chips //1st International Conference on Information Science and Engineering. 2009: 451-453.
[4] Bhatti R, Denneau M, Draper J. Duty cycle measurement and correction using a random sampling technique //48th IEEE International Midwest Symposium on Circuits and Systems. 2005:1043-1046.
[5] Maggioni S, Veggetti A, Bogliolo A, et al. Random sampling for on-chip characterization of standard-cell propagation delay //4th IEEE International Symposium on Quality Electronic Design. 2003:362-365.
[6] Seizovic J N. Pipeline synchronization[J]. Proc IEEE ASYNC, 1994:87-96.
[7] Rabaey J M, Chandrakasan A, Nikolic B. Digital integrated circuits[M]. Englewood Cliffs, N J: Prentice-Hall,1996.
[8] EUVIS corp. MD652D data shee. http://www.euvis.com/products/ic/ds/MD652D.pdf.