[1] Wang Q. Research on novel memory system based on non-volatile memory technology[D]. Beijing:Institute of Microelectronics of the Chinese Academy of Sciences, 2013(in Chinese). [2] Li G, Chen L, Hao X R. Linux memory management algorithm based on hybrid memory architecture PDRAM[J]. Microelectronics & Computer, 2014, 31(5):14-20(in Chinese). [3] Ved S N, Awasthi M. Exploring non-volatile main memory architectures for handheld devices[C]//Proceedings of Design, Automation & Test in Europe Conference & Exhibition. Dresden:IEEE, 2018:1528-1531. [4] Saxena M, Swift M M. Flashvm:virtual memory management on flash[C]//Proceedings of USENIX Annual Technical Conference. Boston:USENIX Association, 2010:14. [5] Guo W C, Chen K, Feng H, et al. MARS:Mobile application relaunching speed-up through flash-aware page swapping[J]. IEEE Transactions on Computers, 2016, 65(3):916-928. [6] Yoon S K, Yoon Y S, Burgstaller B, et al. Self-learnable cluster-based prefetching method for DRAM-flash hybrid main memory architecture[J]. ACM Journal on Emerging Technologies in Computing Systems, 2019, 15(1):10. [7] Wang C, Vazhkudai S S, Max S, et al. NVMalloc:exposing an aggregate SSD store as a memory partition in extreme-scale machines[C]//Proceedings of Parallel & Distributed Processing Symposium. Shanghai:IEEE, 2012:957-968. [8] Van E B, Hsieh H, Ames S, et al. DI-MMAP-a scalable memory-map runtime for out-of-core data-intensive applications[J]. Cluster Computing, 2015, 18(1):15-28. [9] Mogul J C, Argollo E, Shah M, et al. Operating system support for NVM+DRAM hybrid main memory[C]//Proceedings of Workshop on Hot Topics in Operating Systems. Monte Verità:USENIX Association, 2009:1-8. [10] Xu J, Swanson S. NOVA:a log-structured file system for hybrid volatile/non-volatile main memories[C]//Proceedings of the 14th USENIX Conference on File and Storage Technologies. Santa Clara:USENIX Association, 2016:323-338. [11] Yoshida E, Kazama S, Kuwamura S, et al. Memory expansion technology for large-scale data processing using software-controlled SSD[C]//2018 IEEE Symposium on VLSI Circuits, Honolulu:IEEE, 2018:59-60. [12] Meza J, Luo Y X, Khan S, et al. A case for efficient hardware/software cooperative management of storage and memory[C]//Proceedings of the Workshop on Energy-Efficient Design. 2013:1-7. [13] Kawata H, Oikawa S. A feasibility study of hybrid DRAM and flash memory management Unit[C]//Proceedings of the 3rd International Conference on Advanced Applied Informatics. Kitakyushu:IEEE, 2014:694-698. [14] Badam A, Pai V S. SSDAlloc:Hybrid SSD/RAM memory management made easy[C]//Proceedings of the 8th USENIX Conference on Networked Systems Design and Implementation. Boston:USENIX Association, 2011:211-224. [15] Badam A, Pai V S, Nellans D W. Better flash access via shape-shifting virtual memory pages[C]//Proceedings of the 1st Timely Results on Operating Systems Principles Conference. New York:ACM, 2013:1-14. [16] Liu T, Nie X F, Xing J W, et al. Memory management in worm simulation based on small object memory allocation technique on the GTNetS[J]. Journal of University of Chinese Academy of Sciences, 2012, 29(1):131-135(in Chinese). [17] Wang L Y, Chen L, Hao X R. LAB-LRU:a life-aware buffer management algorithm for NAND flash memory[J]. IEICE Transactions on Information and Systems, 2016, 99(12):3172-3176(in Chinese). |