一种使用相位合成结构的多相位输出全数字DLL电路

doi:10.7523/j.ucas.2020.0010

中国科学院大学学报 ›› 2022, Vol. 39 ›› Issue (2): 283-288.DOI: 10.7523/j.ucas.2020.0010

• 简报 • 上一篇

一种使用相位合成结构的多相位输出全数字DLL电路

孙昊鑫^1,2, 洪钦智¹, 管武¹, 梁利平¹

1 中国科学院微电子研究所, 北京 100029;
2 中国科学院大学, 北京 100049

收稿日期:2020-01-14 修回日期:2020-04-08 发布日期:2021-05-31
通讯作者: 洪钦智
基金资助:
国家重点研发计划（2018YFB2201502）资助

An all-digital multiphase delay-locked loop with phase-blender structure

SUN Haoxin^1,2, HONG Qinzhi¹, GUAN Wu¹, LIANG Liping¹

1 Institute of Microelectronics, Chinese Academy of Sciences, Beijing 100029, China;
2 University of Chinese Academy of Sciences, Beijing 100049, China

Received:2020-01-14 Revised:2020-04-08 Published:2021-05-31

摘要/Abstract

摘要： 针对传统多相位DLL（delay locked loop， DLL）电路存在的大面积、高功耗、设计周期长、不便于移植到其他工艺等缺点，提出一种产生多时钟相位输出的全数字延迟锁相环（all-digital delay locked loop，ADDLL）电路。该电路在SMIC 55nm CMOS标准工艺下基于标准单元设计实现。使用相位合成模块产生多相位输出，可以通过级联更多相位合成模块产生更多输出相位。与传统多相位DLL电路相比，ADDLL电路面积更小、功耗更低，且采用标准单元设计，可以减少设计周期。后仿真测试结果表明，该DLL能够产生21个不同相位的输出信号，工作频率范围为860MHz~1.04GHz，面积为0.0017mm²，供电电压为1.2V时功耗为2.66mW，分辨率为13ps。

关键词: 全数字延迟锁相环, 相位合成模块, 基于标准单元设计, 小面积, 低功耗

Abstract: The conventional multiphase DLL may suffer from the problem of large power and area, designed in a full-custom design flow that is labor intensive and cost lots of hours. An all-digital DLL is proposed to generate multiphase clock signals. The proposed DLL is designed in a cell-based design flow using SMIC 55 nm CMOS technology. In this paper, the phase-blender structure is used to generate multiphase output signals, the phase-blender structure can also be extended to multiple cascaded stages for more outputs. Compared to the traditional multiphase DLL, the proposed design is area efficient and the power consumption is low. Designed in the cell-based design flow, the paper saves a lot of hours in the design phase. Post-layout simulation results reveal that the proposed DLL operates at 860 MHz-1. 04 GHz with 21 outputs. The design occupies 0. 001 7 mm² area and the average resolution is 13 ps. Power consumption is 2. 66 mW at the supply voltage of 1.2 V.

Key words: ADDLL, phase-blender, cell-based flow, area efficient, low power

中图分类号:

TN47

孙昊鑫, 洪钦智, 管武, 梁利平. 一种使用相位合成结构的多相位输出全数字DLL电路[J]. 中国科学院大学学报, 2022, 39(2): 283-288.

SUN Haoxin, HONG Qinzhi, GUAN Wu, LIANG Liping. An all-digital multiphase delay-locked loop with phase-blender structure[J]. Journal of University of Chinese Academy of Sciences, 2022, 39(2): 283-288.

参考文献

[1] Ryu K, Jung J, Jung D H, et al. High-speed, low-power, and highly reliable frequency multiplier for DLL-based clock generator[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2016, 24(4): 1484-1492.DOI:10.1109/TVLSI.2015.2453366.
[2] Kim M, Choi S, Seong T, et al. A low-jitter and fractional-resolution injection-locked clock multiplier using a DLL-based real-time PVT calibrator with replica-delay cells[J]. IEEE Journal of Solid-State Circuits, 2016, 51(2): 401-411.DOI:10.1109/JSSC.2015.2496781.
[3] Liu S I, Lee J H, Tsao H W. Low-power clock-deskew buffer for high-speed digital circuits[J]. IEEE Journal of Solid-State Circuits, 1999, 34(4): 554-558.DOI:10.1109/4.753689.
[4] Yang R J, Liu S J. A 2.5GHz all-digital delay-locked loop in 0.13 μm CMOS technology[J]. IEEE Journal of Solid-State Circuits, 2007, 42(11): 2338-2347.
[5] Dehng G K, Lin J W, Liu S I. A fast-lock mixed-mode DLL using a 2-b SAR algorithm[J]. IEEE Journal of solid-state circuits, 2001, 36(10): 1464-1471.DOI:10.1109/JSSC.2007.906183.
[6] Kim Y S, Lee S K, Park H J, et al. A 110MHz to 1.4GHz locking 40-phase all-digital DLL[J]. IEEE Journal of Solid-State Circuits, 2011, 46(2): 435-444.DOI:10.1109/JSSC.2010.2092996.
[7] Zhang D D, Yang H G, Zhu W R, et al. A multiphase DLL with a novel fast-locking fine-code time-to-digital converter[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2015, 23(11):2680-2684.DOI:10.1109/TVLSI.2014.2369460.
[8] Liu Z, Lou L H, Fang Z Y, et al. A DLL-based configurable multi-phase clock generator for true-time-delay wideband FMCW phased-array in 40nm CMOS [C]//2018 IEEE International Symposium on Circuits and Systems (ISCAS). May 27-30,2018,Florence, Italy. IEEE, 2018: 1-4.DOI:10.1109/ISCAS.2018.8351374.
[9] Ryu K, Jung D H, Jung S O. Process-variation-calibrated multiphase delay locked loop with a loop-embedded duty cycle corrector[J]. IEEE Circuits and Systems Ⅱ: Express Briefs, 2014, 61(1):1-5.DOI:10.1109/TCSⅡ.2013.2291052.
[10] Kang H C, Ryu K H, Lee D H, et al. Process variation tolerant all-digital multiphase DLL for DDR3 interface[C]//IEEE Custom Integrated Circuits Conference 2010. September 19-22, 2010, San Jose,CA,USA. IEEE, 2010: 1-4.DOI:10.1109/CICC.2010.5617474.
[11] Chen P L, Chung C C, Lee C Y. A portable digitally controlled oscillator using novel varactors[J]. IEEE Transactions on Circuits and Systems Ⅱ: Express Briefs, 2005, 52(5): 233-237.DOI:10.1109/TCSⅡ.2005.846307.
[12] Garlepp B W, Donnelly K S, Kim J, et al. A portable digital DLL for high-speed CMOS interface circuits[J]. IEEE Journal of Solid-State Circuits, 1999, 34(5): 632-644.DOI:10.1109/4.760373.
[13] Bayram E, Aref A F, Saeed M, et al. 1.5~3.3GHz, 0.0077mm², 7mW all-digital delay-locked loop with dead-zone free phase detector in 0.13μm CMOS[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2018, 65(1): 39-50.DOI:10.1109/TCSⅠ.2017.2715899.

一种使用相位合成结构的多相位输出全数字DLL电路

An all-digital multiphase delay-locked loop with phase-blender structure

PDF (PC)

可视化

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 2

编辑推荐

Metrics

本文评价

访问统计

联系我们

[1]	陈博, 李曦, 周学海, 席菁, 朱宗卫. 移动智能终端下3G网络低功耗延迟唤醒策略[J]. 中国科学院大学学报, 2015, 32(4): 562-570.
[2]	田宇, 李国通, 杨根庆. 抗干扰插值迟早门扩频跟踪构架[J]. 中国科学院大学学报, 2009, 26(4): 513-516.