Welcome to Journal of University of Chinese Academy of Sciences,Today is

›› 2009, Vol. 26 ›› Issue (6): 789-794.DOI: 10.7523/j.issn.2095-6134.2009.6.009

• Research Articles • Previous Articles     Next Articles

A low-noise and low-offset capacitive readout circuit

WU Qi-Song1,2, YANG Hai-Gang1, ZHANG Chong1,2, Yin Tao1   

  1. 1. Institute of Electronics, Chinese Academy of Sciences, Beijing 100190, China;
    2. Graduate University of the Chinese Academy of Sciences, Beijing 100049, China
  • Received:2009-04-13 Revised:2009-05-04 Online:2009-11-15

Abstract:

This paper presents a novel structure of capacitive readout circuit for fully differential capacitive sensor. The operation of this circuit is controlled by a nonoverlapping two-phase clock. This circuit is not sensitive to parasitic capacitor. Using correlated double sampling(CDS), the low-frequency noise and voltage offset have been suppressed, so that the resolution and dynamic range of the circuit have been improved. The experiment chip has been fabricated in the standard 0.35μm CMOS process, with a single 5V power supply, and the die size is 0.7mm×1.8mm. The results show that the readout circuit achieves a resolution of 0.4aF/√Hz with 118dB dynamic range under 1MHz sampling frequency.

Key words: capacitive sensor, capacitive readout circuit, CDS

CLC Number: