Design and implementation of a generic parallel architecture for LDPC codes based on FPGA

doi:10.7523/j.issn.2095-6134.2020.05.017

›› 2020, Vol. 37 ›› Issue (5): 714-719.DOI: 10.7523/j.issn.2095-6134.2020.05.017

• Brief Reports • Previous Articles

Design and implementation of a generic parallel architecture for LDPC codes based on FPGA

ZHANG Xue, JIANG Quanjiang, LIANG Guang, YU Jinpei

Shanghai Institute of Microsyst&Information Technology, Chinese Academy of Science, Shanghai 200050, China;Shanghai Engineering Center for Microsatellites, Shanghai 201203, China;School of Information Science&Technology, ShanghaiTech University, Shanghai 201210, China;University of Chinese Academy of Sciences, Beijing 100049, China

Received:2019-01-14 Revised:2019-04-15 Online:2020-09-15
Supported by:

Abstract

Abstract: In order to meet the requirements of FPGA implementation of spaceborne ultra-high speed data transmission equipment and to make full advantage of the abundant parallel resources of FPGA devices to solve the problem of low work processing clock frequency, we propose and design a general parallel architecture of LDPC coding with N-bit configurable. The architecture is designed based on FPGA according to the characteristics of LDPC structure. The equivalence between parallel architecture and traditional serial architecture is theoretically analyzed and successfully validated by simulation. Taking N=8 as an example, the LDPC code with a throughput of 2.5 Gbps is implemented on the FPGA development platform, which verifies the feasibility of the proposed architecture.

Key words: LDPC, configurable parallelism, FPGA, high speed data transmission

CLC Number:

TN911.22

ZHANG Xue, JIANG Quanjiang, LIANG Guang, YU Jinpei. Design and implementation of a generic parallel architecture for LDPC codes based on FPGA[J]. , 2020, 37(5): 714-719.

References

[1] Arbinger C, Baskcomb S, Berdermann J, et al. Air meets space:shaping the future of commercial space traffic:I. study introduction and initial results[C]//67th International Astronautical Congress. Guadalajara. 2016:26-30.
[2] 刘沛龙, 陈宏宇, 魏松杰, 等. LEO卫星网络海量遥感数据下行的负载均衡多径路由算法[J]. 通信学报, 2017, 38(S1):135-142.
[3] Gallager R G. Low-density parity-check codes[J]. IRE Transactions on Information Theory, 1962, 8(1):21-28.
[4] Mackay D C. Good error-correcting codes based on very sparse matrices[J]. IEEE Transactions on Information Theory, 1999, 45(2):399-431.
[5] Chen L, Xu J, Djurdjevic I, et al. Near-Shannon-limit quasi-cyclic low-density parity-check codes[J]. IEEE Transactions on Communications, 2004, 52(7):1038-1042.
[6] CCSDS 131.1-O-2. Low density parity check codes for use in near-Earth and deep space applications[S]. Washington DC:CCSDS, 2007.
[7] Ortega A L, Bravo-torres J F. Combining LDPC codes, M-QAM modulations, and IFDMA multiple-access to achieve 5G requirements[C]//2017 International Conference on Electronics, Communications and Computers (CONIELECOMP). Cholula:IEEE, 2017:1-5.
[8] Theodoropoulos D, Kranitis N, Paschalis A. An efficient LDPC encoder architecture for space applications[C]//2016 IEEE 22ndrnational Symposium on On-Line Testing and Robust System Design (IOLTS). Sant Feliu de Guixols:IEEE, 2016:149-154.
[9] Liu L, Zhang P, Lin Z. An efficient LDPC encoder based on block-row-cycle structure for CMMB[C]//2013 IEEE Third International Conference on Information Science and Technology (ICIST). Yangzhou:IEEE, 2014:1451-1454.
[10] Neto N A F, De Oliveira J R S, De Oliveira W L A, et al. VLSI architecture design and implementation of a LDPC encoder for the IEEE 802.22 WRAN standard[C]//201525th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS). Salvador:IEEE, 2015:71-76.
[11] Li Z, Chen L, Zeng L, et al. Efficient encoding of quasi-cyclic low-density parity-check codes[J]. IEEE Transactions on Communications, 2006, 54(1):71-81.
[12] 张仲明, 许拔, 杨军, 等. 800 Mbps准循环LDPC码编码器的FPGA实现[J]. 信号处理, 2009, 25(12):1937-1940.

[1]	ZHANG Sha, JIANG Quanjiang, LIANG Guang, YU Jinpei. A soft demodulation optimization algorithm of 16APSK signal for DVB-S2X standard [J]. Journal of University of Chinese Academy of Sciences, 2021, 38(5): 660-665.
[2]	SU Bin, LIU Chang, PAN Zhigang. Design and implementation of high-speed floating points FFT processor based on FPGA [J]. , 2015, 32(2): 259-263.
[3]	YE Xi-En, ZHU Yin-Feng. Design of PCI transmission card based on pci_t32 [J]. , 2013, 30(5): 688-693.
[4]	NI Jian-Jun, LI Tao, WANG Jian-Yu. Circuit design of DDR2 SDRAM high-speed memory for space remote sensing camera simulator system [J]. , 2013, 30(5): 682-687.
[5]	WANG Jing, LIU Zhong-Sheng, DING Bin, XIANG Mao-Sheng, WEI Li-Deng, SUN Xi-Rui. Real-time data acquisition system for baseline measurements of InSAR based on PCI and FPGA [J]. , 2013, 30(1): 53-59.
[6]	QI Yong-Jun, NI Ji-Jun. Study on the real-time high precision control of large quantity displacement actuators for extremely large telescope based on FPGA [J]. , 2011, 28(5): 597-603.
[7]	CHEN Zhe, TU Guo-Fang, ZHANG Can, CHEN De-Yuan. Design of CCSDS image compression system based on FPGA [J]. , 2011, 28(1): 101-107.
[8]	CAI Xiao-Ning, CHEN Zhong-Lin, DONG Ge, XIE Shan-Ying. Optimization of digital PID controller on hardware [J]. , 2010, 27(5): 690-694.
[9]	SUN Tao, ZHANG Hua-Chun. Realization of FPGA-based MIL-STD-1553B bus remote terminals controller [J]. , 2010, 27(4): 523-529.
[10]	LI Hai-Ping, KONG Xiang-Cheng. Design and implementation of FPGA UART [J]. , 2010, 27(2): 199-203.
[11]	XIE Dong-Hui, QI Wei-Min. Implementation of radar monitoring and controlling system based on the SOPC of NiosII CPU [J]. , 2010, 27(1): 63-69.
[12]	SUN Jia-Bin, YANG Hai-Gang. Design of a twisting-style switch matrix based on bus architecture [J]. , 2010, 27(1): 43-48.
[13]	LI Xin-Wei, ZHANG Ping, ZHU Lei. An airborne SAR motion compensation algorithm based on array scanning and its implementation [J]. , 2010, 27(1): 70-75.
[14]	YUAN Jing, LIANG Huai-Ning, LI Zao-She, YU Wei-Dong. Space-borne SAR data processing based on intermediate frequency sampling [J]. , 2009, 26(4): 497-502.
[15]	Li Lin, Guo Li, Bai Xue-fei, Huang Hao. An efficient realization of MDCT/IMDCT based on N/8-point FFT kernel [J]. , 2008, 26(6): 810-815.

Design and implementation of a generic parallel architecture for LDPC codes based on FPGA

PDF (PC)

Knowledge

Abstract

Cite this article

share this article

References

Related Articles 15

Recommended Articles

Metrics

Comments