An efficient realization of MDCT/IMDCT based on N/8-point FFT kernel

doi:10.7523/j.issn.2095-6134.2008.6.013

›› 2008, Vol. 26 ›› Issue (6): 810-815.DOI: 10.7523/j.issn.2095-6134.2008.6.013

• 论文 • Previous Articles Next Articles

An efficient realization of MDCT/IMDCT based on N/8-point FFT kernel

Li Lin, Guo Li, Bai Xue-fei, Huang Hao

Circuits and systems lab, University of Science & Technology of China, Hefei 230027, China

Received:1900-01-01 Revised:1900-01-01 Online:2008-11-15

Abstract

Abstract: MDCT/IMDCT performs the conversion between the time-domain signal and the frequency representation in the high quality audio codec system, which is based on the concept of time-domain aliasing cancellation. Using the N/8-point FFT kernel, a new MDCT/IMDCT general structure is presented in this paper. The computation rate and the data throughput per transformation of the system are twice as much as the latest algorithm, utilizing both the paralleling procedure and the butterfly unit. In addition, the analyzed results of FPGA implementation on Altera Stratix Device show the proposed structure provides a superior performance in terms of computation speed and data throughput.

Key words: MDCT, IMDCT, FFT, paralleling procedure, butterfly unit, FPGA

Li Lin, Guo Li, Bai Xue-fei, Huang Hao. An efficient realization of MDCT/IMDCT based on N/8-point FFT kernel[J]. , 2008, 26(6): 810-815.

[1]	ZHANG Xue, JIANG Quanjiang, LIANG Guang, YU Jinpei. Design and implementation of a generic parallel architecture for LDPC codes based on FPGA [J]. , 2020, 37(5): 714-719.
[2]	SU Bin, LIU Chang, PAN Zhigang. Design and implementation of high-speed floating points FFT processor based on FPGA [J]. , 2015, 32(2): 259-263.
[3]	YE Xi-En, ZHU Yin-Feng. Design of PCI transmission card based on pci_t32 [J]. , 2013, 30(5): 688-693.
[4]	NI Jian-Jun, LI Tao, WANG Jian-Yu. Circuit design of DDR2 SDRAM high-speed memory for space remote sensing camera simulator system [J]. , 2013, 30(5): 682-687.
[5]	WANG Jing, LIU Zhong-Sheng, DING Bin, XIANG Mao-Sheng, WEI Li-Deng, SUN Xi-Rui. Real-time data acquisition system for baseline measurements of InSAR based on PCI and FPGA [J]. , 2013, 30(1): 53-59.
[6]	QI Yong-Jun, NI Ji-Jun. Study on the real-time high precision control of large quantity displacement actuators for extremely large telescope based on FPGA [J]. , 2011, 28(5): 597-603.
[7]	CHEN Zhe, TU Guo-Fang, ZHANG Can, CHEN De-Yuan. Design of CCSDS image compression system based on FPGA [J]. , 2011, 28(1): 101-107.
[8]	CAI Xiao-Ning, CHEN Zhong-Lin, DONG Ge, XIE Shan-Ying. Optimization of digital PID controller on hardware [J]. , 2010, 27(5): 690-694.
[9]	SUN Tao, ZHANG Hua-Chun. Realization of FPGA-based MIL-STD-1553B bus remote terminals controller [J]. , 2010, 27(4): 523-529.
[10]	LI Hai-Ping, KONG Xiang-Cheng. Design and implementation of FPGA UART [J]. , 2010, 27(2): 199-203.
[11]	XIE Dong-Hui, QI Wei-Min. Implementation of radar monitoring and controlling system based on the SOPC of NiosII CPU [J]. , 2010, 27(1): 63-69.
[12]	LI Xin-Wei, ZHANG Ping, ZHU Lei. An airborne SAR motion compensation algorithm based on array scanning and its implementation [J]. , 2010, 27(1): 70-75.
[13]	SUN Jia-Bin, YANG Hai-Gang. Design of a twisting-style switch matrix based on bus architecture [J]. , 2010, 27(1): 43-48.
[14]	YUAN Jing, LIANG Huai-Ning, LI Zao-She, YU Wei-Dong. Space-borne SAR data processing based on intermediate frequency sampling [J]. , 2009, 26(4): 497-502.
[15]	Huang Yao ，Lei Hong，Xia Yuli. A study on MSAR space-time two-dimensional clutter simulation [J]. , 2008, 26(6): 781-786.

An efficient realization of MDCT/IMDCT based on N/8-point FFT kernel

PDF (PC)

Knowledge

Abstract

Cite this article

share this article

References

Related Articles 15

Recommended Articles

Metrics

Comments